A voltmeter based on sampling principles is being developed at NIST for making accurate rms measurements of repetitive signals ranging in frequency from 10Hz to 200 MHz. The instrument operates autonomously, without significant operator setup or intervention, and at a measurement update rate of at least one per second over most of its frequency range. In addition to the wide bandwidth capability, the new voltmeter is expected to have very low measurement uncertainties (2 x 10's between 10Hz and 100 kHz, 1xl 0" up to 1 MHz, and 2 xl 0.3 at 50 MHz). The instrument is intended to provide higher performance, based on bandwidth, measurement accuracy, and speed, than more conventional instruments that use thermal converter technology [I]. The rms value is computed ftom discrete samples spanning a small integer number of periods of the input waveform. Because the wave shape is preserved in the sampled data, a number of waveform parameters are readily computed in addition to nns value, e.g., average and peak values, and total harmonic distortion.
1.INTRODUCTION
A voltmeter based on sampling principles is being developed at NIST for making accurate rms measurements of repetitive signals ranging in frequency from 10Hz to 200 MHz. The instrument operates autonomously, without significant operator setup or intervention, and at a measurement update rate of at least one per second over most of its frequency range. In addition to the wide bandwidth capability, the new voltmeter is expected to have very low measurement uncertainties (2 x 10's between 10Hz and 100 kHz, 1xl 0" up to 1 MHz, and 2 xl 0.3 at 50 MHz). The instrument is intended to provide higher performance, based on bandwidth, measurement accuracy, and speed, than more conventional instruments that use thermal converter technology [I] . The rms value is computed ftom discrete samples spanning a small integer number of periods of the input waveform. Because the wave shape is preserved in the sampled data, a number of waveform parameters are readily computed in addition to nns value, e.g., average and peak values, and total harmonic distortion.
The sampling is based on a novel quasi-equivalent-time process, using a custom 2.3 GHz bandwidth, strobed comparator [2] as the sampling device and decision element. Quantization is aCCQ.mplished by using the comparator in a successive approximation feedback loop with an 18-bit digital-ta-analog converter (DAC).
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A. Prior Art
Earlier work at NIST and elsewhere [2, 3, 4] has shown equivalent-time sampling comparator systems (SCSs) to be capableof providingwideband, high accuracy nns measurements, although at substantialcost in tenns of setup and measurement time. A significant degree of expertise on the part of the operator is also required. The samplingvoltage tracker and equivalenttime successive approximation analog-to-digital converters (ADCs) are two such systems. The latter system, on which the present work is mostly based, is illustrated in Fig. 1 . The principle is similar to that used in a realtime successive approximation ADC; however, rather than using a samplelhold amplifier (StH) to hold the sampled value during quantization, the signal is resampled (at the same equivalent instant) before each step of the quantization process, by means of the strobed comparator. After one point on the wavefonn has been completely quantized, the strobing instant is incremented to the next sample time, and the search routine is repeated. This process is continued until a complete record of samples has been obtained. With this architecture, a S/H is not required, and the DAC need not have exceptional dynamic performance since it is exercised at a rate far below the equivalent sampling rate. Consequently.the perfonnance is determined almost entirely by the comparatorand the time-base.
If the time-base eITOrsare negligible or can be corrected. then only the comparator eITOrsremain. Of these. the most significant for nns measurements (and especially for nearlysinusoidal signals)is gain flatness. It was shown in [2.3] that the gain flatness of SCSs can be detennined very accurately by measuring the step response of the system. Because the step responseof an SCS is relativelyeasy to measure. this becomes a very attractive feature for assessing the overall measurement accuracy, provided the time-base eITOrs are negligible in comparison. The issue of time-base error is addressed in some detail in subsequent sections.~~~~~m~c~m~~~c~t oomparatoc developedforthisapplicationwas reported previously [2] . A bandwidthof 2.3 GHz was achieved, and the so-called .thermal tails. that compromise the perfonnance of more conventionaldesignswere virtually eliminated.
While cWTentequivalent-time successive approximation systemsofferthepreviouslynoted advantages, they are not readily adap~to makingwideband rms voltage measurements. This is primarilydue to the time-base, which has to be carefullyset with respect to the input signal frequency, in order to minimize truncationerrors(seesectionV-A. below). In addition,in current systemsthe measurement updaterate becomes Wlacceptablyslow as the input signal frequencydrops below 10kHz or so.
B. Objectives
The goals of the current project were to develop an SCSbased voltmeterthat could achieve state-of-the-art measurement uncertainties, and operate autonomously, at an acceptable measurement rate that would be nearly independent of signal ftequencyovermostof itsftequencyrange. These goals led to the architecturedescribed in the followingsections.
IXT. rIt*aH ,. 
TI.DESIGN CONSIDERATIONS

A. Basic Principles and Notation
Consider a sampled sine wave of period T dermed by V. = V,sin(my + u) (1) where m is the sampling index, y = 2 1t~tIT,~t is the sampling period, and <Xis the starting phase. The nos value of M samples ofVm is
In the voltmeter,~t is set so that M samples span an integer number of periods, P, of the input signal. Each sample can be averagedN times, and is quantized with B bits of resolution.
B. Measurement Throughput
The problem of excessive measurement time at low signal frequencies in conventional systems results from time-base designs that only allow for a single sample to be taken per repetition of the input signal, as was illustrated in Fig. 1 . To acquire a record ofM samples with such a time-base requires a measurement interval spanning at least M periods, although in practice, the situationis much worse: Equivalent-time successive approximation systemsonly acquire one bit of infonnation per sample, so quantizationwith B bits of resolution requires BxM periods. Furthermore, if the desired equivalent-time epoch spanned by the record is greater than one signal period, then proportionallylonger measurementtimes are required. Consider a typicalexamplein which 2 periods of a 100Hz input signal are to be acquired, in a record of 1024 16-bit samples. In this example,themeasurement period is at least 328 s. To overcomẽ
this limitation, it is necessary to use a quasi-equivalent-time approach in which multiple samples are taken per repetition of the input signal. In practice, this process is limited only by a minimum duration between samples to allow for setup time and settling. Considering the accuracy goals for the instrumen~the minimum practical duration between samples is about 20~s. Thus for the example case considered above, the measurement period can be reduced to less than 2 s.
m. ARCHITECTURE Fig. 2 shows a block diagram of the general instrument architecIure. As previously indicated, sampling and quantization are accxxnplishedwith a strobed comparator circuit operated in an equivalent-time. successive approximation feedback loop with a precision I8-bit DAC.
Sample commands for the comparator are provided by a time-base circuit that employs a conventional ramp technique together with provision to generate multiple sample commands for each repetition of the ramp. Multiple sample commands are generated by causing the reference level (generated by the timebase DAC) to leap ahead of the ramp voltage as soon as the previoos level has been aossed This feature produces subsequent sample commands without waiting for a new ramp to begin. We have dubbed this the "leapfrog" approach. Fig. 3 illustrates this quasi-equivalent-time method Here is shown an example of eight sample points per period of the waveform that must use two timing ramps to complete the desired number of samples because of the minimum time constraint between samples. The first sample point (0) occurs when the ramp crosses the first DAC level. and subsequent sample points (2. 4. and 6) are generated as the DAC level leaps ahead of the ramp. The remaining sample points are generated in the same way on the next ramp.
The time-base perfonnance is critical to the overall performance of the instrument; consequently. the ramp nonlinearity and timing jitter are tightly controlled over the 7+ decades of time span that it provides, and the ramp slope is 8CCtU1itely maintained via an autocalibration system that performs periodic comparisons to a crystal clock. Tnmcation errors in the rms measurement are minimized by monitoring the signal frequency on-the-fly with an integral frequency counter. The instrument then calculates a sampling interval such that a small integer number of cycles of the input signal is exactly spanned with an integer number of samples. and commAnds the time-base appropriately.
(See section V-A.)
Global instnunent control is provided by a resident singleboard 486-type processor.
Sampler control and memory management functions. and time-base control are provided by dedicated state machines implemented with programmable logic devices (Pills). Up to four sampling channels can be controlled simultaneously.
To perfOIma measmemen~the frequency counter measures the frequency of the input signal by counting a corresponding digital output signal from the trigger circui~and reports it to the processor. The processor then computes and sets the appropriate --time-base range. and computes the set of M time.base DAC values that are then loaded into the time-base random access memory (RAM). The triggered time-base then outputs strobe commandsin a sequencetimedby the RAM contents. For each rms measurement,the M RAM addresses are cycled through B times. Meanwhile,the probe control and memory management board controls the successive approximation process and assemblestheB-bitdatarecordftomthe BxM individualsamples. All M most significantbits are acquired first, then the M second most significant bits, and so on. Because of the "leapfrog" process.thesamplesare acquiredin successivegroups of modulo. k orderratherthanin contiguousorder. consequently.the memory management PLD reorders them before they are sent to the processor where the rms value (or other parameters of interest) are computed. To achieve the desired accuracy levels at the lower frequency ranges (10 Hz-100kHz), the random measurement WICertaintycaused by timing jitter and comparator noise must be reduced. (The equivalent input noise of the comparator is approximately 400 J.1 V, a consequence of its wide bandwidth.) The most efficient technique. with respect to measurement throughput. is to use the so-called Markov estimator [5] to reduce the noise in each sample. This method requires only N additional repetitions of the time-base ramp cycle to reduce the variance by N. as opposed to BxN repetitions that are required if conventional averaging of N records is used (or BxN repetitions that are required if the record length is increased by a factor of N). The Markov e.cdi111Ator is implemented in the sampler control board by switching the successive approximation control algorithm to the Marlcovalgoritlun afterthe B-bit binary search has taken place. In the Markov algoritlun, the DAC input code is incremented or decremented one least significant bit per new sample. depending on the most recent output state of the sampling comparator. This process is repeated N times. and the last N DAC codes are averaged to obtain the Markov estimate.
Time-base autoca1ibration is accomplished by temporarily applying a reference clock signal to the trigger input and to the signal input of another strobed comparator. A search is perfonnoo for the nth clock transition following the trigger even~by incrementing or decrementing the time-base DAC levels until the transition is fmUld. The comparator's reference input is maintained at mid-transition level. For a positive transition, a clock signal level greater than the reference level causes the timebase to decrement the strobe time, and vise-versa. The time-base RAM values are initially set to position the strobe event in the vicinity of the sought transition, so that the search will be rapid and will converge. After convergence, a Markov estimate is made of the transition location, to minimize the effects of timing jitter. The amounts by which the DAC levels are adjusted are direct measures of the time-base eIIOrS. By selecting different values for n, the errors can be determined over the full span of the selected time-base range. Reference clock ftequencies of 10kHz, 1 MHz, and 100 MHz are available, to cover the 20 ranges of the timebase. Both scale-factor and linearity errors can be computed ftom the measw-ed error data, and subsequent corrections are applied to the RAM values that are calculated during nonnal instrument operntion. While the linearity errors are expected to be stable over time and temperatw"e, the scale factor errors will be temperatw"e dependen~and it is expected that corrections will need to be reevaluated periodically to meet the uncertainty goals at the lower ftequencies.
IV. TIME-BASEDESIGN
The time-base circuit produces unifonnly-spaced strobe pulses that are synchronized to a trigger signal. These strobe pulsesdetenninethe sampling points on the input wavefonn with respect to the trigger even~and the accuracyof the strobe pulse intervalshave a direct bearing on the fidelityof the reconstructed wavefonn. In addition to maintaining precise timing intervals, the time-base must be able to accommodate the previously described "leapftog" approach which decreases the acquisition time for lowftequency waveforms.
The time-base design is based on the classical ramp or sweep generator technique in which a trigger signal initiates a linear voltage ramp. The ramp is generated by allowing a constant current to charge a capacitor. A strobe pulse is produced by a voltage comparator at the instant the ramp voltage crosses a preset reference level. Fig. 4 shows a simplified diagram of the time-base circuit that highlights some of its features which enhance the perfonnance and enable the "leapftog" technique to be realized. Before the ramp is started, the selected capacitor is maintained at a reference level of2.5 V in a feedback loop around UI and U2. When the trigger generator produces a "ramp start" pulse the feedback path is opened by turning Q I oft: which back-biases the Schottky diode and thus allows the programmable cwrent source to charge the selected capacitor. Amplifier U I is prevented ftom saturating in the open-loop condition by a clamping diode. The integration of the constant current by the capacitor will produce a linear change of voltage vs. time that descends ftom the initial starting level of 2.5 V to about -2.5 V. (The portion of the ramp ftom 2.0 V to -2.0 V is used as the time-base.) At that point a reset circuit (not shown) will reset the trigger generator so .that Q 1 is turned on and the capacitor is charged to the 2.5 V level again. After a suitable hold-off time to allow for the voltage to settle across the capacitor, the next available trigger will restart the ramp. A strobe pulse is produced by the comparator each time the ramp voltage crosses the preset DAC output voltage.
The perfonnance of the programmable current source is enhanced by a common-gate N-channel MOS FET (Q3). This stageraises the equivalent output impedance of the current source to improve the ramp linearity while adding only about I pF of parasitic capacitance to the integrating node. More importantly, thisparasitic capacitance tends to remain reasonably constant over the voltage range of the ramp, thereby maintaining good linearity for the smallest value of integrating capacitance.
A secondary feedback loop from the output of buffer U2 through emitter follower stage Q2 to the anode of the Schottky diode operates during the ramp period by maintaining a constant back-bias of about 0.8 V on the Schottky diode. This technique practically eliminates the voltage dependent effect of the diode capacitance from contributing to ramp nonlinearity.
A buffer amplifier (U2) between the integrating capacitor and the comparator is required for the "leapfrog" mode of operation. The buffer prevents comparator "kickout" currents from disturbing the ramp between successive samples. The performance requirements of the buffer amplifier are quite demanding and include low distortion, wide bandwidth, and high input impedance.
A FET buffer with a cascode input configuration was found to satisfy the needs for this application.
The comparator that produces the output strobe pulses requires some hysteresis to minimize the likelihood of retriggering caused by noise, and a timed latch signal to prevent retriggering when the DAC is updated. The ac voltage hysteresis loop is designed to provide a large amount of almost instantaneous positive feedback with a short time constant to help reduce noiseinducedretriggering. The time constant must be sufficiently short so thatthe effects of the loop die out rapidly after each comparator transition. The slower secondary loop with a 10 J.lSperiod latches the state of the comparator to prevent false strobe pulses while the DAC is reprogrammed and settles to the new level. When the latchis released the comparator is reset because the DAC output levelis now below (or ahead of) the descending ramp. When the ramp level reaches the new DAC output level another strobe pulse is generated. The process repeats itself along the ramp at a minimum time interval of 20 fls between samples.
The time-base is designed for up to 20 ranges in a 1-2-5 sequence by selecting one of four capacitors and one of six cwrent-source levels. The smallest value of capacitance is always in the circuit while the larger values are switched in as needed. The ramp spans range from lOOns to 250 IDS.
The time-base linearity, measured over the full span of each range, is within 100 ppm on all but the 100 ns range. For this range, the linearity degrades to about 300 ppm. The I-a strobe jitter is <200 ppm of the full-scale span for all ranges.
V. ERROR SOURCES
A. Truncation ElTors
Truncation errors occur when a non-integer number of periodsofthe input signal are sampled~consequently,the sample times must be computed and set very accurately. To assure the ... lowest truncation errors, the exact scale-factor of the time-base range is automaticallymeasured periodically via the time-base autocalibrationcircuit described in section III. As shown in [6] , thetnmcationenur (asswningit is «I), relative to the true mean 2 squared value Vp /2, £an be represented as 1 sin_ 0-oos(2u -~-y) M sin y (3) where the truncation angle 0 is the difference between the SUIIUDation interval, givenby My, andthe nearest integral number of periods, P, of the sine wave, i.e., 6 !!! 21C P -My. Expressing the sampling period .1t as (T/M)(1+~), where~is the proportional error in setting the time-base scale factor with respect to the signal period, and assuming that &, y and (3) are all «I, thetruncationenur in the nns value can be approximated as .f. cos (2 u -6 -y)~fJ/2 2
If the time-base scale factor is perfec~then ML1t spans an exact integer number of periods, and the truncation error is zero, regardless of the other terms. As noted in section IV, in the new time-base design, fl is on the order of 100 ppm or less over most of the ranges. Since o/y~Mfl, 0 can generally be disregarded in (4) (being « y) for most reasonable choices ofM (e.g.,1 024). For any arbitrary angle ex, the truncation error should then be no greater than 50 ppm. If less uncertainty is required, then 2ex-y can be set to approximately 1C12rad, thus reducing the uncertainty to a negligible level. (For sinusoids, this is accomplished by starting the summation (in (2» one sample prior to a pointwhereVm= V;../2. Note that the limiting error (fJ!2)is independent of hannonic order, so long as the small-number approximations arestill valid for 0 and y. These approximations hold to~1% for at least 20 harmonics, with P=I, M=512 and fl=IOOppm.
B. Noise and Jitter
The systematicerror in rms value due to additive noise is only significant,i.e.,~5 ppm, when the signal-to-noise ratio is lessthan about 3x 10-3.For a noise level of 400 flV, this implies a signal level of at least 133 mY. Smaller signals will require some averaging to keep the errors at negligible levels. More significant though is the influence of noise on the standard deviationof the rms estimates. For signal amplitudes» 0noite, and no signal averaging, 
1M
For 000ite = 400 J.1Vand M=512, this gives a standard deviation of 18 J.1 V, which is marginal ?erformance even for I V signals.
Therefore, signal averaging is even more important for reducing the measurement variance.
In the case of timing jitter, the expectation of the nns estimate is only weakly affected by timing jitter [5] . For example.
with 0t =1O~x TRAMP and P= 1, the rms value is reduced by only 0.2 ppm. As with noise. however. the resulting standard deviation of the estimate (nonnalized by the expected nns value) is much greater:
, With 0t = 1~x TRAMP , P= 1 and M=5 12, this gives a normalized standard deviation of 20 ppm, before averaging. Regarding accumulated jitter [7] , in the present time-base design the jitter variance had been found to be essentially the same at the end as at the beginning of the time-base span. This is an indication that the time-base comparator noise. rather than the current source noise. is the dominant source of jitter.
c. Time-Base Quantization and Linearity Errors
Quantization of the discrete time steps causes time-base noise that is similar to jitter, however, its effect cannot be reduced by averaging because it is detenninistic and is correlated with the signal. The relation of quantization error to sampling index is dependent on the resolution of the time-base DAC as well as on M. P, and the signal frequency. because all of these are used to compute the time-base range and RAM contents. The errors exhibit non-harmonically related patterns vs. sampling index, m. In pathological cases. the resulting error in the estimate of the rms value of a sine wave can approach the maximum possible error caused by time-base nonlinearity [3] , namely 4.P.,; , where,;. the peak proportional time-base error, is in this case 2-(b+1), with b the resolution of the time-base DAC, in bits. For this reason, an 18-bit DAC was chosen for use in the time-base, guaranteeing errors in the nns estimates of less than 8 ppm (for P=I).
The maximum possible error referred to above, 4.P.,;, is unrealistically large for most sources of time-base linearity error that are encountered For example, a typical source of linearity enur in the time-base is that caused by a leakage path shunting the integrating capacitor. This produces a bow in the voltage ramp given by J{t) = I R (1 -e -,'RC) (7) .:;-whereI is the constantcwrent, R is the shunt resistance, and C is the integrating capacitance. This type of error produces a maximum proportional error in the rms estimate (of a single period sine wave) of 0.16 t' (vs. 4 t') , where t' is the peak linearityerror relative to the duration of the ramp, TRAMP.
--~V
I. CONCLUSION
The basic sampling voltmeter described above is cwrently operational, but some key features, notably the trequency counter and the time-base autoca1ibration circuits, have yet to be fully implemented The expected measurement uncertainties are based on earlier measurements obtained using the NIST sampling comparator in a conventional SCS configuration.
